BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Printed Circuit Engineering Association - ECPv6.18.3//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://pcea.net
X-WR-CALDESC:Events for Printed Circuit Engineering Association
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20250309T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20251102T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20260308T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20261101T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20270314T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20271107T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VTIMEZONE
TZID:Europe/Paris
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20251026T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20260329T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20261025T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20270328T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20271031T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;VALUE=DATE:20261016
DTEND;VALUE=DATE:20261114
DTSTAMP:20260811T133700Z
CREATED:20260325T183728Z
LAST-MODIFIED:20260811T133700Z
UID:10000390-1792108800-1794614399@pcea.net
SUMMARY:PCEA CPCD Designer Training
DESCRIPTION:Professional development program for printed circuit engineering layout designers\nRecommended for engineering/layout beginners and seasoned professionals\n40-hour live class\, taught by experts\n400-page Printed Circuit Engineering Professional handbook\nOptional industry-recognized certification (CPCD)\n\nOctober 16\, 23\, 30\, November 6\, 13  \n 
URL:https://pcea.net/event/pcea-cpcd-designer-training-4/2026-10-16/
LOCATION:Online
CATEGORIES:PCEA Training
ORGANIZER;CN="PCEA Training":MAILTO:pceatraining@pcea.net
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20261104T110000
DTEND;TZID=America/New_York:20261104T143000
DTSTAMP:20261011T170314Z
CREATED:20260806T134948Z
LAST-MODIFIED:20261011T170314Z
UID:10000399-1793790000-1793802600@pcea.net
SUMMARY:Webinar: Designing the Signal Routing to Control Energy in Digital PCBs
DESCRIPTION:While great care is often given to the way signals are routed\, frequently the full energy path is not considered or even understood. As the signal energy travels around a layer or moves layer to layer throughout the stackup\, there are many troublesome complications that can develop which can lead to poor SI and/or EMI performance. And while it may be possible for the design to pass signal integrity checks without any issues\, the near or far field EMI issues can become big problems even if the board does not need to pass EMI certification.\n\nThis webinar will examine:\n\n– The electronics and physics of signals will be discussed as to what and where the energy actually is\, along with its ability to spread out and possible containment measures needed\n– The physics of rise time\, signal flow\, impedance control\, and some EMI mechanisms and control measures will be discussed\n– There are differences in the signals based on location and frequency\, so the transmission lines\, crosstalk\, and the use of reference planes will be examined\n– The way the signals fanout\, route\, return\, and change layers in the board is extremely important to signal quality\, so we will discuss routing information including a detailed routing order\, location\, and spacing\n– Quality planes are critical for controlling the energy and return\, and a properly stacked board is influential in providing a path for the energy to travel from layer to layer and minimizing potential antennas\n– All those issues together will help to explain some of the reasoning for why certain routing scenarios are more effective than others\n\nRegister here: https://attendee.gotowebinar.com/register/628844142495600988. \n\nAbout the Speaker:\nSusy Webb is a senior PCB design engineer with over 45 years of experience. Her career includes experience in coastal and oceanographic oil exploration and monitoring equipment\, point-to-point microwave network systems\, and CPCI and ATX computer motherboards.
URL:https://pcea.net/event/webinar-designing-the-signal-routing-to-control-energy-in-digital-pcbs/
LOCATION:Online
CATEGORIES:Industry Events,Seminars,Webinar
ATTACH;FMTTYPE=image/jpeg:https://pcea.net/wp-content/uploads/2026/08/susy_webb.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20261110
DTEND;VALUE=DATE:20261114
DTSTAMP:20260806T140815Z
CREATED:20260225T163756Z
LAST-MODIFIED:20260806T140815Z
UID:10000357-1794268800-1794614399@pcea.net
SUMMARY:Electronica
DESCRIPTION:Since 1964\, Electronica has represented the entire spectrum of technologies\, products and solutions from the entire electronics industry. The fair reflects the rapid technological development in all areas of electronics.
URL:https://pcea.net/event/electronica/
LOCATION:Messe Munchen\, Munich\, Germany
CATEGORIES:Industry Events
ATTACH;FMTTYPE=image/jpeg:https://pcea.net/wp-content/uploads/2026/02/Screenshot_6-8-2026_1051_electronica.de_.jpeg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20261117T130000
DTEND;TZID=America/New_York:20261117T140000
DTSTAMP:20261011T170728Z
CREATED:20260924T121124Z
LAST-MODIFIED:20261011T170728Z
UID:10000412-1794920400-1794924000@pcea.net
SUMMARY:Webinar: Sourcing PCBs Globally
DESCRIPTION:In this presentation (which has been given to some of the world’s largest OEM’s that are now deeply involved in controlling bare PCB supply)\, we go through an overview of the PCB supply chain and detail risk points within the bare printed circuit board supply chain. We further discuss current events that are crippling supply and actions being taken to provide relief in the future.  The key here is what actions PCB users take now to continue supply as well as lay the foundation to future-proof their supply chains.\nAbout the Speaker\nYash Sutariya is president of Saturn Electronics Corporation (SEC)\, Saturn Flex Systems (SFS)\, and Saturn PCB Services (SPCBS). SEC and SFS are domestic manufacturers of rigid\, flex\, and rigid-flex printed circuit boards (PCBs). SPCBS is a consultancy which supports North American engineering\, quality\, and commercial functions for overseas PCB manufacturers totaling nearly $1 billion in sales. Through the combined entities\, he is responding to customer demands by developing capabilities to provide the latest advanced technologies\, including rigid-flex\, heavy copper\, HDI\, and microelectronics. Furthering his contribution to the North American PCB industry\, he shares this knowledge to PCB users via articles\, newsletters\, and speaking engagements at a variety of venues.
URL:https://pcea.net/event/webinar-sourcing-pcbs-globally/
LOCATION:Online
CATEGORIES:Industry Events,Seminars,Webinar
ATTACH;FMTTYPE=image/jpeg:https://pcea.net/wp-content/uploads/2026/09/Yash-Suritaya.jpeg
END:VEVENT
END:VCALENDAR